
ICS874001AGI-02 REVISION A AUGUST 30, 2010
13
2010 Integrated Device Technology, Inc.
ICS74001I-02 Data Sheet
PCI EXPRESS JITTER ATTENUATOR
Schematic Layout
Figure 5 shows an example of ICS874001I-02 application
schematic. In this example, the device is operated at VDD =
3.3V. The decoupling capacitors should be located as close as
possible to the power pin. The input is driven by a 3.3V
LVPECL driver.
Figure 5. ICS874001I-02 Schematic Layout
VDD
VDDA
Zo = 50 Ohm
+
-
R4
50
nQ
(U1:19)
F_SEL1
(U1:10)
VDDO
VDD
PLL_SEL
Alternate
LVDS
Termination
GND
R1
100
+
-
RU2
Not Install
RU1
1K
RD2
1K
RD1
Not Install
Zo = 50 Ohm
VDD
nCLK
CLK
VDDO
nQ
VDDO = 3.3V
QQ
VDD = 3.3V
C7
.1uf
C6
10uf
nQ
Q
C5
.1uf
U1
nc
2
nc
3
nc
4
MR
5
BW_SEL
6
F_SEL1
7
VDDA
8
F_SEL0
9
VDD
10
OE
11
CLK
12
nCLK
13
GND
14
nc
15
nc
16
nQ
17
Q
18
VDDO
19
nc
20
PLL_SEL
1
R2
10
C2
10u
C1
0.1u
LVPECL Driv er
Zo = 50 Ohm
R8
50
R7
50
R6
50
MR
BW_SEL
F_SEL0
OE
To Logic
Input
pins
Set Logic
Input to
'1'
Logic Control Input Examples
Set Logic
Input to
'0'
To Logic
Input
pins
R5
50
C3
0.1uF